How to use CPLDs to implement a QWERTY keypad
November 30, 2006 -- pldesignline.com
This tutorial describes how low cost, low power CPLDs can be used to expand a typical handset DTMF keypad into a QWERTY keypad.
As cell phones and other portable handheld devices continue to add features, design trade-offs are constantly evolving. Popular features such as text messaging and web browsing demand more data entry, but that can be cumbersome with traditional dual-tone multiple frequency (DTMF) (0-9, #, *) keypads. Using this type of keypad requires multi-tap data entry, which is inefficient and error-prone.
One option for making text entry easier is to use a QWERTY keypad (Fig 1). This type of keypad employs 40 or more keys versus the normal 12 in a DTMF handset. Although the additional keys make the handset larger and involve more electronic components, text message users may be willing to trade size for a QWERTY keypad; text entry is much easier and you can use two thumbs to enter text messages or data. Recently, some cell phone manufacturers have released handsets with QWERTY keypads that cater to text users.
1. QWERTY keypad (Motorola model A630).
There are many ways to design data entry keypads, but no standard exists. In this article, we'll examine a low power, low cost CPLD with small package options as one possible solution for addressing the design challenge of adding keys to a traditional DTMF-type keypad.
To read the full article, click here
Related Semiconductor IP
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
Related White Papers
- It's Not My Fault! How to Run a Better Fault Campaign Using Formal
- How to use snakes to speed up software without slowing down the time-to-market?
- How a voltage glitch attack could cripple your SoC or MCU - and how to securely protect it
- How to Reduce FPGA Logic Cell Usage by >x5 for Floating-Point FFTs
Latest White Papers
- QiMeng: Fully Automated Hardware and Software Design for Processor Chip
- RISC-V source class riscv_asm_program_gen, the brain behind assembly instruction generator
- Concealable physical unclonable functions using vertical NAND flash memory
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design