How to create energy-efficient IIoT sensor nodes
by Noel O’Riordan and Tommy Mullane, S3 Semiconductors
When you’re designing sensor node devices destined for the industrial internet of things (IIoT), chances are they need to be battery-powered. And given the number of these expected to be deployed, and their often-remote locations, changing or charging a battery frequently isn’t an option. Your device, therefore, needs to be exceptionally energy-efficient, which demands you design everything from the overall system to its individual circuits to minimize energy use.
The challenge is that anyone energy-related design decision is likely to have knock-on effects elsewhere. And then there are less obvious things that can play havoc with battery life. For example, while we know the RF transmitter will generally be a big energy user, it can sometimes be the receiver or power consumption during sleep mode that causes the battery to drain fast. We’ll explore this below.
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
- P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
Related Articles
- How to reuse your IIoT technology investments - now
- Utilizing UWB in ultra-low power ZigBee wireless sensor nodes
- How FPGA technology is evolving to meet new mid-range system requirements
- It's Not My Fault! How to Run a Better Fault Campaign Using Formal
Latest Articles
- FPGA-Accelerated RISC-V ISA Extensions for Efficient Neural Network Inference on Edge Devices
- MultiVic: A Time-Predictable RISC-V Multi-Core Processor Optimized for Neural Network Inference
- AnaFlow: Agentic LLM-based Workflow for Reasoning-Driven Explainable and Sample-Efficient Analog Circuit Sizing
- FeNN-DMA: A RISC-V SoC for SNN acceleration
- Multimodal Chip Physical Design Engineer Assistant