How manycore will reshape EDA
Abha Maheshwari, Cadence Design Systems
3/7/2011 12:50 PM EST
It is difficult to imagine a world without the smartphones, tablets, e-readers and game consoles that are pervasive in our lives today. Behind such innovations are embedded systems. To provide the automation and the speed to build them, EDA companies are taking advantage of the parallelism offered by multiple cores. All claim some multithreading and multicore capabilities and are porting more code to multithreaded applications.
This is certainly no easy task. EDA code is complicated, and EDA developers must work within Amdahl’s Law, which states that the gains you get from parallelizing code are sharply limited by any section that cannot be parallelized. Thus, if 90 percent of the code is parallelized and 10 percent is not, the maximum gain expected is 10x.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Articles
- SoC realization: Finally the "Killer App" that will allow EDA to grow again?
- EDA in the Cloud Will be Key to Rapid Innovative SoC Design
- Software will be main SoC worry
- 2002 will bring more chip consolidation after worst year ever, says Dataquest
Latest Articles
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval
- Extending and Accelerating Inner Product Masking with Fault Detection via Instruction Set Extension