Give the people what they want: HLS for RTL verification
Shawn McCloud, Product Line Director HLS, Mentor Graphics
EETimes (7/21/2010 8:04 AM EDT)
As the manual RTL design flow stumbles under the burden of titanic designs, an excessive burden is placed on RTL verification teams to meet expectations for design cycle time and quality of results (QoR) in the hardware design flow. If not lifted, this truly Sisyphean endeavor will eventually sap the drive of the electronic design industry because verification is the bottleneck of modern design flows.
Instead of prolonging the painful process of finding numerous bugs in manually produced RTL code, EDA tool flows should provide relief by creating bug-free RTL designs through high-level synthesis (HLS) tools. This is not simply an exercise in utopian logic; an increasing number of RTL engineers demand it. A recent blind, worldwide survey found that verification is the primary reason for using high-level synthesis, because HLS makes it faster for engineers to verify their designs when compared to a more error-prone manual RTL implementation process.
To read the full article, click here
Related Semiconductor IP
- RVA23, Multi-cluster, Hypervisor and Android
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- H.264 Decoder
Related White Papers
- How High-Level Synthesis Can Raise the Efficiency of Design Reuse
- High-level synthesis, verification and language
- High-Level Synthesis - Ready for prime-time?
- The future is High-Level Synthesis
Latest White Papers
- QiMeng: Fully Automated Hardware and Software Design for Processor Chip
- RISC-V source class riscv_asm_program_gen, the brain behind assembly instruction generator
- Concealable physical unclonable functions using vertical NAND flash memory
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design