PRODUCT HOW-TO: Hardware IP design reuse made easy with Altium's Innovation Station
By Phil Loughhead, Altium Ltd.
Embedded.com (01/30/09, 09:43:00 PM EST)
The ability to reuse existing sections of designs is like the quest for the holy grail in our design team - something we value highly and dream of finding, but have yet to discover. And if you were to push me to take a position, I used to doubt it would ever be found.
So I'd have to say that I was skeptical when I read statements about design reuse in Altium Designer - "I'll believe that when I see it" were my exact words.
Everyone in the team was already practicing design re-use, we were copying and pasting sections of existing designs " like standard comms or power supply sub-circuits " into our current projects.
But there was no integrity in the copied design, because any number of mistakes could be made during the copy/paste process, and the engineer could and would modify the circuit to suit their idea of a good circuit. That meant it had to be subject to the standard review and triple-check sign-off process.
Embedded.com (01/30/09, 09:43:00 PM EST)
The ability to reuse existing sections of designs is like the quest for the holy grail in our design team - something we value highly and dream of finding, but have yet to discover. And if you were to push me to take a position, I used to doubt it would ever be found.
So I'd have to say that I was skeptical when I read statements about design reuse in Altium Designer - "I'll believe that when I see it" were my exact words.
Everyone in the team was already practicing design re-use, we were copying and pasting sections of existing designs " like standard comms or power supply sub-circuits " into our current projects.
But there was no integrity in the copied design, because any number of mistakes could be made during the copy/paste process, and the engineer could and would modify the circuit to suit their idea of a good circuit. That meant it had to be subject to the standard review and triple-check sign-off process.
To read the full article, click here
Related Semiconductor IP
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
- UCIe RX Interface
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
Related Articles
- The Growing Imperative Of Hardware Security Assurance In IP And SoC Design
- Formal-based methodology cuts digital design IP verification time
- VLSI Physical Design Methodology for ASIC Development with a Flavor of IP Hardening
- Low Power Design in SoC Using Arm IP
Latest Articles
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
- An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS
- A Persistent-State Dataflow Accelerator for Memory-Bound Linear Attention Decode on FPGA
- VMXDOTP: A RISC-V Vector ISA Extension for Efficient Microscaling (MX) Format Acceleration
- PDF: PUF-based DNN Fingerprinting for Knowledge Distillation Traceability