A new approach to hardware design project management
Simon Butler, Methodics
EETimes (9/20/2011 3:44 PM EDT)
Introduction
Data management has always been a pesky ‘background’ problem for IC designers, who usually found ways to stitch together reasonably effective solutions. In the beginning there were files and directories, and developers would version data by maintaining copies with unique names. Later, this was replaced by RCS/CVS simplistic file versioning. Over the years, next-generation DM (data management) and CM (configuration management) tools such as Perforce, Subversion, ClearCase, and Git have emerged that improve performance and reliability. These tools added a layer of abstraction over the file versioning problem.
As organizations evolved and (with Moore’s Law) designs exploded in complexity and size, many were forced to resort to multi-site design. File-counts grew, file-sizes expanded, and multiple DM repositories and even multiple DM tools were often used on a single project. Today, many design organizations struggle to keep project-data organized properly and communicate change effectively. Finally, exacerbating the situation, companies suffered from poor or no permission management strategy, bad performance, inconsistent data management systems, and spiraling disk/network resource requirements. There was no single way to control, measure, or manage the situation.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
- Parameterizable compact BCH codec
Related Articles
- Hardware Configuration Management and why it's different than Software Configuration Management
- Single core to multicore: Addressing the system design paradigm shift with project management and software instrumentation
- Why Hardware Root of Trust Needs Anti-Tampering Design
- System-on-chip (SoC) design is all about IP management
Latest Articles
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval
- Extending and Accelerating Inner Product Masking with Fault Detection via Instruction Set Extension