Growth forecast for semiconductor design business
Growth forecast for semiconductor design business
By Chris Edwards, EE Times UK
September 17, 2001 (6:09 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010917S0021
Future Horizons has forecast strong growth for the design house and fabless semiconductor industry in Europe, but warns that the number of companies in the market is likely to fall from today's 170. According to the company's report on the European IC design and fabless IC industry, the UK has a commanding lead in terms of number of companies and revenues, led by ARM Holdings and Tality. Speaking at the company's annual mid-term semiconductor industry briefing seminar, Chris Ryan, industry analyst for Future Horizons, said the European independent design market will grow from $2.5bn this year to $8.3bn in 2005. But Malcolm Penn, Future Horizons' chairman and CEO, warns that the number of companies in the market will fall sharply during the next four years. "It will be like the gate array design business," said Penn. "If you take yourself back to 1980 and look at the number of gate array companies in the UK. Ten years later it had boiled itself down to a hard core. You cannot expect 160 or 170 companies to be sustained. There will only be about three ARMs and a lot of others who won't make it." The company looked at the revenue per design engineer for firms working in the sector and found that those with the lowest are in the system-on-chip (SoC) contract design and intellectual property sectors. Those revenues fell from 1999 to 2000. "We saw trouble for the SoC people in terms of the high cost of engineering, but maybe they have no other costs," said Ryan.
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Complex Digital Up Converter
- Bluetooth Low Energy 6.0 Digital IP
- Verification IP for Ultra Ethernet (UEC)
- MIPI SWI3S Manager Core IP
Related White Papers
- PCI Express 3.0 needs reliable timing design
- How to Design SmartNICs Using FPGAs to Increase Server Compute Capacity
- An Outline of the Semiconductor Chip Design Flow
- An FPGA-to-ASIC case study for refining smart meter design
Latest White Papers
- Morphlux: Programmable chip-to-chip photonic fabrics in multi-accelerator servers for ML
- RISC-V basics: The truth about custom extensions
- Unlocking the Power of Digital Twins in ASICs with Adaptable eFPGA Hardware
- Security Enclave Architecture for Heterogeneous Security Primitives for Supply-Chain Attacks
- relOBI: A Reliable Low-latency Interconnect for Tightly-Coupled On-chip Communication