Implementing high Speed USB functionality with FPGA- and ASIC-based designs
Hridya Valsaraju and Gopalakrishnan Vijayakumar, Cypress Semiconductors
EETimes (10/18/2011 5:26 PM EDT)
The Universal Serial Bus (USB) has earned the popularity it now enjoys based on the merits of its ease of use, plug-and-play capabilities, and robustness. USB has, more or less, found its way into all the computer peripherals that once contained UARTs or parallel ports as their host interfaces, and any product which requires an interface to a host computer now considers USB as its primary option.
The various bandwidth choices that the USB offers – Low, Full, High, and now Super speed – cater to a variety of computer peripherals as well as industrial and medical equipment.
The throughput offered by USB is sufficient even for high bandwidth applications like hard disk drives and scanners. Indeed, for most of the computer peripherals like keyboards and mice, PDAs, gamepads, joysticks, scanners, digital cameras and printers, USB is now the standard interconnection method.
To read the full article, click here
Related Semiconductor IP
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- USB Full Speed Transceiver
- Super-Speed Plus USB 3.2 Hub Controller
- Super Speed USB 3.0 Extensible Host Controller xHCI
- USB 2.0 Device Controller
Related White Papers
- FPGA debugging techniques to speed up pre-silicon validation
- Generating High Speed CSI2 Video by an FPGA
- Reconfiguring Design -> FPGAs speed audio application development
- SoC Test and Verification -> Assertions speed processor core verification
Latest White Papers
- How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage
- Efficient Hardware-Assisted Heap Memory Safety for Embedded RISC-V Systems
- Automatically Retargeting Hardware and Code Generation for RISC-V Custom Instructions
- How Mature-Technology ASICs Can Give You the Edge
- Exploring the Latest Innovations in MIPI D-PHY and MIPI C-PHY