Implementing high Speed USB functionality with FPGA- and ASIC-based designs
Hridya Valsaraju and Gopalakrishnan Vijayakumar, Cypress Semiconductors
EETimes (10/18/2011 5:26 PM EDT)
The Universal Serial Bus (USB) has earned the popularity it now enjoys based on the merits of its ease of use, plug-and-play capabilities, and robustness. USB has, more or less, found its way into all the computer peripherals that once contained UARTs or parallel ports as their host interfaces, and any product which requires an interface to a host computer now considers USB as its primary option.
The various bandwidth choices that the USB offers – Low, Full, High, and now Super speed – cater to a variety of computer peripherals as well as industrial and medical equipment.
The throughput offered by USB is sufficient even for high bandwidth applications like hard disk drives and scanners. Indeed, for most of the computer peripherals like keyboards and mice, PDAs, gamepads, joysticks, scanners, digital cameras and printers, USB is now the standard interconnection method.
To read the full article, click here
Related Semiconductor IP
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- USB 2.0 PHY
- USB 3.1 PHY
- USB 1.1 PHY, Support Low Speed and Full Speed - HLMC 55nm
- USB 1.1 PHY, Support Low Speed and Full Speed - HHGrace 110nm
Related White Papers
- FPGA debugging techniques to speed up pre-silicon validation
- Generating High Speed CSI2 Video by an FPGA
- Reconfiguring Design -> FPGAs speed audio application development
- SoC Test and Verification -> Assertions speed processor core verification
Latest White Papers
- FastPath: A Hybrid Approach for Efficient Hardware Security Verification
- Automotive IP-Cores: Evolution and Future Perspectives
- TROJAN-GUARD: Hardware Trojans Detection Using GNN in RTL Designs
- How a Standardized Approach Can Accelerate Development of Safety and Security in Automotive Imaging Systems
- SV-LLM: An Agentic Approach for SoC Security Verification using Large Language Models