FPGA debugging techniques to speed up pre-silicon validation
Rajesh Udenia, Rohit Goyal & Neha Singh
EDN (February 7, 2013)
The increase in complexity of designs being prototyped on FPGAs has led to the increase in need for better debugging techniques. The design being prototyped on the FPGA may be used for performing validation, early software development, proof-of-concept etc. Thus, it becomes important that the focus remains on performing these tasks rather than trying to figure out whether an issue is caused due to a prototyping error.
Different debugging techniques may be required depending on the available design or type of task at hand. Adoption of proper debugging techniques can also reduce the cycle time for validation of design on FPGA.
This paper talks about some debugging techniques for FPGAs that can be adopted to speed up the validation process while at the same time highlighting some of their constraints. These debugging techniques can be used for the various challenges or issues faced during pre-silicon validation as discussed below.
To read the full article, click here
Related Semiconductor IP
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
- Power-OK Monitor
- RISC-V-Based, Open Source AI Accelerator for the Edge
- Securyzr™ neo Core Platform
Related White Papers
- How to use snakes to speed up software without slowing down the time-to-market?
- DSP hardware extensions speed up 3G wireless multimedia
- Speed up communications standards development
- Novel Techniques for Very High Speed Instruction-Set Simulation
Latest White Papers
- DRsam: Detection of Fault-Based Microarchitectural Side-Channel Attacks in RISC-V Using Statistical Preprocessing and Association Rule Mining
- ShuffleV: A Microarchitectural Defense Strategy against Electromagnetic Side-Channel Attacks in Microprocessors
- Practical Considerations of LDPC Decoder Design in Communications Systems
- A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems
- A logically correct SoC design isn’t an optimized design