Five steps to FlexRay
Bernd Elend, NXP Semiconductors
Jan 25, 2007 (1:36 PM), commsdesign.com
FlexRay comes onto the road with single-channel high-speed power-train, driver-assistance, and comfort automotive electronics applications. On the new BMW X5, FlexRay is used in suspension control, allowing for a gentle learning phase with low risk for engineers and developers before applying the fault-tolerant, deterministic protocol to safety relevant driving functions using two communication channels and bus guardian supervision.
In developing FlexRay applications, there are five basic steps that design engineers can apply leading to a robust network topology.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Articles
- Five Vital Steps to a Robust Testbench with DesignWare Verification IP and Reference Verification Methodology (RVM)
- Five steps to reliable, low-cost, bug-free software with static code analysis
- 5 Steps to Confront the Talent Shortage With IP-Centric Design
- The five facets of SoC design complexity
Latest Articles
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval