Facilitating technology insertion in advanced wireless systems
By Lee Pucker, Spectrum Signal Processing
Aug 1 2007 (17:19 PM), Courtesy of Wireless Net DesignLine
The baseband or modem processing engines in many advanced wireless systems often include a variety of programmable "off-the-shelf" signal processing devices such as digital signal processors (DSPs) and field programmable gate arrays (FPGAs).
These devices tend to evolve following some variant of Moore's law, with new generations of devices incorporating new features and capabilities introduced every two to three years.
Original equipment manufacturers (OEMs) developing advanced wireless systems can take advantage of this trend to offer their customers cost-effective feature enhancements and upgrades in existing systems through technology insertion by replacing only the baseband processing engine while retaining other subsystems, such as the RF or control subsystems as is.
This article will explore the architectural requirements necessary to facilitate this manner of technology insertion in an advanced wireless system.
Part 1 of the article will examine the requirements on the baseband processing engine hardware architecture, and propose a software/firmware model for minimizing the cost to the OEM in moving from one generation of technology to the next by maximizing the reuse of intellectual property (IP) across roadmap products.
Part 2 of the article will present a real world example illustrating the efficacy of the proposed architectural models.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Bluetooth Low Energy 6.0 Digital IP
- MIPI SWI3S Manager Core IP
- Ultra-low power high dynamic range image sensor
- Neural Video Processor IP
Related White Papers
- The Role of Interconnection in the Evolution of Advanced Packaging Technology
- Integrated Power Management, Leakage Control and Process Compensation Technology for Advanced Processes
- STAC: Advanced inter-die communication Technology
- Beat power management challenges in advanced LTE smartphones
Latest White Papers
- Enabling Space-Grade AI/ML with RISC-V: A Fully European Stack for Autonomous Missions
- CANDoSA: A Hardware Performance Counter-Based Intrusion Detection System for DoS Attacks on Automotive CAN bus
- How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage
- Efficient Hardware-Assisted Heap Memory Safety for Embedded RISC-V Systems
- Automatically Retargeting Hardware and Code Generation for RISC-V Custom Instructions