Evaluating performance of memory technologies in networking applications
New memory technologies are continually being introduced to provide enhanced performance in applications such as graphics and network switching. This article provides an overview of the different mainstream and niche technologies in the market today, and identifies the parameters that determine the performance of these technologies in switching applications.
While the mainstream market, both PC and embedded applications is making the transition from SDRAM to Double Data Rate (DDR) SDRAM to ensure performance requirements are met, still greater bandwidth is needed for specific applications. In addition to RDRAM (Rambus™) memory technology, newer network RAM technologies such as Fast Cycle RAM (FCRAM™) and Reduced Latency DRAM (RLDRAM™) are working to fill the bandwidth gap by utilizing a redesigned DDR-based DRAM core. Other types of memory technologies such as high-speed SRAMs (static RAM) like QDR and SigmaRAM, and CAMs (Content Addressable Memory) can also meet the bandwidth and latency requirements, but can be more costly and have limited densities. The FCRAM and RLDRAM memory architectures have been optimized for faster access times while supporting the larger densities needs of network applications.
Read more ....
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related Articles
- A Memory Subsystem Model for Evaluating Network-on-Chip Performance
- Paving the way for the next generation of audio codec for True Wireless Stereo (TWS) applications - PART 5 : Cutting time to market in a safe and timely manner
- The Future of Embedded FPGAs - eFPGA: The Proof is in the Tape Out
- Memory Prefetching Evaluation of Scientific Applications on a Modern HPC Arm-Based Processor
Latest Articles
- SoK: From Silicon to Netlist and Beyond Two Decades of Hardware Reverse Engineering Research
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
- Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
- A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks