Real-Time ESD Monitoring and Control in Semiconductor Manufacturing Environments With Silicon Chip of ESD Event Detection
By Chang-Jiun Lai and Ming-Dou Ker - Institute of Electronics, National Yang Ming Chiao Tung University, Taiwan
Integrated circuits are susceptible to electrostatic discharge (ESD) events. Real-time detection and alerting of ESD events in semiconductor manufacturing environments is the key to achieving well ESD control. Additionally, the magnitude and duration of an ESD event are strongly correlated with the specific type of ESD events. The development of a novel ESD event detector, integrated on a single chip and featuring a logarithmic amplifier, a magnitude discriminator, and a time discriminator, has been motivated by this. This detector has been designed and fabricated in a 0.18- μ m CMOS process. The magnitude of the ESD event can be detected and converted to 5-bit digital output codes, whereas the time duration of the ESD event can be converted to 3-bit digital output codes by the newly developed ESD event detector. It has been proven in field applications that the detected ESD events can be successfully transmitted to the ESD control center through the RF Wi-Fi module, enabling real-time ESD monitoring and control in manufacturing environments.
To read the full article, click here
Related Semiconductor IP
- ESD Protection
- High-Speed 3.3V I/O library with 8kV ESD Protection in TSPCo 65nm
- 0.8 to 2.5GHz full wave rectifier with ESD protection
- USB 2.0 OTG ESD Protection I/O Pad Set
- RF I/O Pad Set and Discrete RF ESD Protection Components
Related White Papers
- Security Chip Design Speeds on to Silicon
- Testable SoCs : Every new design is an ESD test chip
- Supply Noise Induced Jitter - Don't Let it Kill your Chip
- Chip War without Soldiers
Latest White Papers
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
- Balancing Power and Performance With Task Dependencies in Multi-Core Systems
- LLM Inference with Codebook-based Q4X Quantization using the Llama.cpp Framework on RISC-V Vector CPUs
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
- Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS