Ensuring high-quality video communications
Jian Wang, Thanh Tran, Pradeep Bardia and Ivan Garcia - Texas Instruments
(10/22/2007 9:00 AM EDT) -- EE Times
As the migration to high definition (HD) picks up speed, video system designers are faced with new challenges related to bandwidth requirements, image quality, transcoding and digital media codec flexibility. These are difficult issues even for relatively closed systems that operate in proximity to each other.
In order of magnitude, more processing power is required to encode and decode HD video than standard-definition (SD) video.Whereas a single DSP can handle a stream of SD video encode/decode, for example, up to five may be needed for HD720p at 30 frames per second (fps), and 12 to 13 DSPs may be required for HD1080p at 30 fps.
No one has a trickier set of problems to solve than designers whose systems interface with the Internet Protocol (IP) network--or private networks--to transmit video to distant endpoints. IP-based videoconferencing is one of the most obvious examples of this application. There are many subsets of video communications, ranging from IP video telephony to sophisticated applications in which enhanced wideband audio, presentation data and video boxes are integral parts of the complete real-time system solution.
In addition to handling the difficult migration from SD to HD video, video communications engineers must find ways to minimize end-to-end latency. Visual artifacts such as distorted video caused by network contention/congestion or inadequate video compression implementations can pose problems, but the most challenging user experience is ensuring a natural video communications flow among partici- pants. The task sets ag- gressive limits on system latency.
(10/22/2007 9:00 AM EDT) -- EE Times
As the migration to high definition (HD) picks up speed, video system designers are faced with new challenges related to bandwidth requirements, image quality, transcoding and digital media codec flexibility. These are difficult issues even for relatively closed systems that operate in proximity to each other.
In order of magnitude, more processing power is required to encode and decode HD video than standard-definition (SD) video.Whereas a single DSP can handle a stream of SD video encode/decode, for example, up to five may be needed for HD720p at 30 frames per second (fps), and 12 to 13 DSPs may be required for HD1080p at 30 fps.
No one has a trickier set of problems to solve than designers whose systems interface with the Internet Protocol (IP) network--or private networks--to transmit video to distant endpoints. IP-based videoconferencing is one of the most obvious examples of this application. There are many subsets of video communications, ranging from IP video telephony to sophisticated applications in which enhanced wideband audio, presentation data and video boxes are integral parts of the complete real-time system solution.
In addition to handling the difficult migration from SD to HD video, video communications engineers must find ways to minimize end-to-end latency. Visual artifacts such as distorted video caused by network contention/congestion or inadequate video compression implementations can pose problems, but the most challenging user experience is ensuring a natural video communications flow among partici- pants. The task sets ag- gressive limits on system latency.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Articles
- Delivering High Quality Analog Video Signals With Optimized Video DACs
- Processor Architecture for High Performance Video Decode
- High Quality IP creation through Efficient Packaging and Multiple Configuration Testing
- High Definition, Low Bandwidth -- Implementing a high-definition H.264 codec solution with a single Xilinx FPGA
Latest Articles
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval