Designing low-energy embedded systems from silicon to software
Keith Odland, Silicon Laboratories
EDN (November 28, 2012)
Low-energy system design requires attention to nontraditional factors ranging from the silicon process technology to the software that runs on microcontroller-based embedded platforms. Closer examination at the system level reveals three key parameters that determine the energy efficiency of a microcontroller: active-mode power consumption; standby power consumption; and the duty cycle, which determines the ratio of time spent in either state and is itself determined by the behavior of the software.
A low-energy standby state can make an MCU seem extremely energy efficient, but its true performance is evident only after taking into account all of the factors governing active power consumption. For this and other reasons, trade-offs among process technology, IC architecture, and software construction are some of the many decisions with subtle and sometimes unexpected outcomes. The manner in which functional blocks on an MCU are combined has a dramatic impact on overall energy efficiency. Even seemingly small and subtle changes to the hardware implementation can result in large swings in overall energy consumption over a system’s lifetime.
To read the full article, click here
Related Semiconductor IP
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
- UCIe RX Interface
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
Related Articles
- GenAI for Systems: Recurring Challenges and Design Principles from Software to Silicon
- From I2C to I3C: Evolution of Two-Wire Communication in Embedded Systems
- Self-testing in embedded systems: Software failure
- Retargeting IP -> Design system compiles silicon straight from C code
Latest Articles
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
- An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS
- A Persistent-State Dataflow Accelerator for Memory-Bound Linear Attention Decode on FPGA
- VMXDOTP: A RISC-V Vector ISA Extension for Efficient Microscaling (MX) Format Acceleration
- PDF: PUF-based DNN Fingerprinting for Knowledge Distillation Traceability