Designing low-energy embedded systems from silicon to software
Keith Odland, Silicon Laboratories
EDN (November 28, 2012)
Low-energy system design requires attention to nontraditional factors ranging from the silicon process technology to the software that runs on microcontroller-based embedded platforms. Closer examination at the system level reveals three key parameters that determine the energy efficiency of a microcontroller: active-mode power consumption; standby power consumption; and the duty cycle, which determines the ratio of time spent in either state and is itself determined by the behavior of the software.
A low-energy standby state can make an MCU seem extremely energy efficient, but its true performance is evident only after taking into account all of the factors governing active power consumption. For this and other reasons, trade-offs among process technology, IC architecture, and software construction are some of the many decisions with subtle and sometimes unexpected outcomes. The manner in which functional blocks on an MCU are combined has a dramatic impact on overall energy efficiency. Even seemingly small and subtle changes to the hardware implementation can result in large swings in overall energy consumption over a system’s lifetime.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- VIP for Compute Express Link (CXL)
- HBM4 Controller IP
Related Articles
- From I2C to I3C: Evolution of Two-Wire Communication in Embedded Systems
- Self-testing in embedded systems: Software failure
- Retargeting IP -> Design system compiles silicon straight from C code
- IP vendors making leap from source code to silicon
Latest Articles
- Making Strong Error-Correcting Codes Work Effectively for HBM in AI Inference
- Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor