Viewpoint: Keep design innovation alive
By Rob Irwin, Altium Limited
edadesignline.com (June 17, 2009)
There's perhaps a weary inevitability attached to the start of any new electronics design project that's been accepted for too long: after deciding what devices to target, you need to spend significant time 'tooling up'.
This generally involves finding and sourcing development boards and software that will allow you to 'play' with the devices on your short list.
Most designers accept this as necessity because that's the way it's always been done.
Time to take a step back, look at what's happening around you, and see that this is, frankly, clumsy, unresponsive, stifling of innovation and equally stifling of enjoyment!
Take for instance the notion that the first thing to do is choose the major devices around which you will base the design. Routine and precedent has it that you select the processor, the major peripheral chips and, increasingly, the FPGA.
It's logical, you argue, to set these
edadesignline.com (June 17, 2009)
There's perhaps a weary inevitability attached to the start of any new electronics design project that's been accepted for too long: after deciding what devices to target, you need to spend significant time 'tooling up'.
This generally involves finding and sourcing development boards and software that will allow you to 'play' with the devices on your short list.
Most designers accept this as necessity because that's the way it's always been done.
Time to take a step back, look at what's happening around you, and see that this is, frankly, clumsy, unresponsive, stifling of innovation and equally stifling of enjoyment!
Take for instance the notion that the first thing to do is choose the major devices around which you will base the design. Routine and precedent has it that you select the processor, the major peripheral chips and, increasingly, the FPGA.
It's logical, you argue, to set these
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
- P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
Related White Papers
- Ultra Ethernet's Design Principles and Architectural Innovations
- Engineers caught between innovation and cost-cutting
- Speakers call for innovation in verification
- Innovation to drive chip performance curve
Latest White Papers
- FeNN-DMA: A RISC-V SoC for SNN acceleration
- Multimodal Chip Physical Design Engineer Assistant
- An AUTOSAR-Aligned Architectural Study of Vulnerabilities in Automotive SoC Software
- Attack on a PUF-based Secure Binary Neural Network
- BBOPlace-Bench: Benchmarking Black-Box Optimization for Chip Placement