Cost-effective SoCs are the key to fostering innovation
MPCF-II technology could help keep the costs down.
By Jay Johnson, Atmel
Embedded.com (09/09/09, 10:33:00 AM EDT)
Innovation is being stifled by the lack of options for chip design implementation. Innovation entails trying the unknown. It's an evolutionary process in which something new is tested, then refined as market preferences become clear.
Innovative products are not purchased by mass markets. They're purchased by early adopters, which represent a tiny fraction of the total population. It doesn't make sense to commit millions of dollars and hundreds of thousands of ICs to an evolving product. In the current environment, it's impossible to fund such a risky enterprise.
The risk of a large up front financial investment is completely overcome by FPGAs, but the tradeoff is performance degradation, power consumption, and high unit costs. FPGAs are cheap if you buy 100,000 of them, but in quantities of 10,000 units, a 200,000-gate FPGA can cost $30, in addition to about $3 for the microcontroller. That $33 price tag contributes about $132 to the price of the end product. High prices threaten product adoption.
To read the full article, click here
Related Semiconductor IP
- RVA23, Multi-cluster, Hypervisor and Android
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- H.264 Decoder
Related White Papers
- How to choose an RTOS for your FPGA and ASIC designs
- Customized FPGA board for ASIC Prototyping - A novel approach with Predesigned Blocks and Modular FPGA
- What’s the number of ASIC versus FPGA design starts?
- General Partitioning Guidelines for Validation of Large ASIC Designs On FPGA
Latest White Papers
- QiMeng: Fully Automated Hardware and Software Design for Processor Chip
- RISC-V source class riscv_asm_program_gen, the brain behind assembly instruction generator
- Concealable physical unclonable functions using vertical NAND flash memory
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design