Commentary: SystemVerilog enables design with verification
(06/26/2007 12:35 PM EDT)
The SystemVerilog language standard is one of the hottest topics in EDA today, and with good reason. It takes a huge step up from traditional hardware description languages, incorporating key concepts from proven verification languages, property/assertion languages, and even object-oriented programming languages. With its many new features, SystemVerilog can appear a bit daunting in its entirety.
Partly for that reason, and partly because of the history of the donations that influenced the standard, it is common to divide the new features of SystemVerilog into three categories: assertion constructs, design constructs and verification constructs. This categorization has some merit, at least from a syntax perspective, but it can be misleading, in that logic designers use more than the design constructs, and verification engineers use more than the verification constructs.
To read the full article, click here
Related Semiconductor IP
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
Related White Papers
- Design patterns in SystemVerilog OOP for UVM verification
- Modeling and Verification of Mixed Signal IP using SystemVerilog in Virtuoso and NCsim
- Design & Verify Virtual Platform with reusable TLM 2.0
- Implementing Parallel Processing and Fine Control in Design Verification
Latest White Papers
- QiMeng: Fully Automated Hardware and Software Design for Processor Chip
- RISC-V source class riscv_asm_program_gen, the brain behind assembly instruction generator
- Concealable physical unclonable functions using vertical NAND flash memory
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design