Analysis: BDTI benchmarks the CEVA-TeakLite-III
By BDTI
DSP DesignLine (02/24/09, 12:00:00 PM EST)
BDTI has released BDTI DSP Kernel Benchmarks results for the CEVA-TeakLite-III core from CEVA. As we've written previously, CEVA-TeakLite-III is a 32-bit DSP core that primarily targets audio applications (both portable and high-definition) but also targets VoIP and cellular baseband. It is the third generation of CEVA's TeakLite architecture, and the first to use a native 32-bit data size. The CEVA-TeakLite-III also supports SIMD (single-instruction, multiple data) dual-16-bit MACs.
The CEVA-TeakLite-III competes with a range of general-purpose DSP and CPU cores from vendors such as VeriSilicon, ARM, and MIPS, and also with application-specific audio solutions, such as Tensilica's 330HiFi audio core and ARC's Sound Subsystems cores. According to CEVA, the CEVA-TeakLite-III core runs at up to 550 MHz in a 65 nm process and 335 MHz in a 130 nm process; in 130 nm, it consumes 0.47 mm2 and 70 mW.
BDTI benchmarked the CEVA-TeakLite-III core using the BDTI DSP Kernel Benchmarks™, a suite of 12 common signal processing algorithms (including various FIR and IIR filters, an FFT, a Viterbi decoder, etc.) The results on these benchmarks are used to generate BDTI's composite DSP speed score, the BDTImark2000™ (or BDTIsimMark2000™, for processors whose results have been verified on a simulator rather than on hardware). A higher BDTImark2000™ score indicates a faster processor.
To read the full article, click here
Related Semiconductor IP
- USB 20Gbps Device Controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- AGILEX 7 R-Tile Gen5 NVMe Host IP
- 100G PAM4 Serdes PHY - 14nm
- Bluetooth Low Energy Subsystem IP
Related White Papers
- CoreMark: A realistic way to benchmark CPU performance
- SoCs: DSP World, Cores -> Benchmarks elusive in DSP world
- Special Preview: BDTI's FPGAs for DSP, Second Edition
- Using the ARM Cortex-R4 for DSP, part 1: Benchmarks
Latest White Papers
- Combating the Memory Walls: Optimization Pathways for Long-Context Agentic LLM Inference
- Hardware Acceleration of Kolmogorov-Arnold Network (KAN) in Large-Scale Systems
- CRADLE: Conversational RTL Design Space Exploration with LLM-based Multi-Agent Systems
- On the Thermal Vulnerability of 3D-Stacked High-Bandwidth Memory Architectures
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs