Analysis: BDTI benchmarks the CEVA-TeakLite-III
By BDTI
DSP DesignLine (02/24/09, 12:00:00 PM EST)
BDTI has released BDTI DSP Kernel Benchmarks results for the CEVA-TeakLite-III core from CEVA. As we've written previously, CEVA-TeakLite-III is a 32-bit DSP core that primarily targets audio applications (both portable and high-definition) but also targets VoIP and cellular baseband. It is the third generation of CEVA's TeakLite architecture, and the first to use a native 32-bit data size. The CEVA-TeakLite-III also supports SIMD (single-instruction, multiple data) dual-16-bit MACs.
The CEVA-TeakLite-III competes with a range of general-purpose DSP and CPU cores from vendors such as VeriSilicon, ARM, and MIPS, and also with application-specific audio solutions, such as Tensilica's 330HiFi audio core and ARC's Sound Subsystems cores. According to CEVA, the CEVA-TeakLite-III core runs at up to 550 MHz in a 65 nm process and 335 MHz in a 130 nm process; in 130 nm, it consumes 0.47 mm2 and 70 mW.
BDTI benchmarked the CEVA-TeakLite-III core using the BDTI DSP Kernel Benchmarks™, a suite of 12 common signal processing algorithms (including various FIR and IIR filters, an FFT, a Viterbi decoder, etc.) The results on these benchmarks are used to generate BDTI's composite DSP speed score, the BDTImark2000™ (or BDTIsimMark2000™, for processors whose results have been verified on a simulator rather than on hardware). A higher BDTImark2000™ score indicates a faster processor.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Articles
- CoreMark: A realistic way to benchmark CPU performance
- SoCs: DSP World, Cores -> Benchmarks elusive in DSP world
- Special Preview: BDTI's FPGAs for DSP, Second Edition
- Using the ARM Cortex-R4 for DSP, part 1: Benchmarks
Latest Articles
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval