Big.LITTLE software is not so hard
Brian Jeff, ARM
EETimes (10/9/2012 4:44 AM EDT)
One of the questions I get asked most often about ARM big.LITTLE processor technology is, "how complicated is the software?"
In big.LITTLE processors, there are two distinct CPU clusters in the applications processor subsystem, one designed for optimum energy efficiency and the other designed for maximum performance in the device power budget. Software dynamically and seamlessly moves to the right-sized ARM Cortex core, either big or LITTLE, for the work at hand. This sounds quite complicated, but in reality it is an extension of the operating system power management software in wide use today on mobile phone SoCs.
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related Articles
- Big.LITTLE processing with ARM Cortex-A15 & Cortex-A7
- Bridging software and hardware to accelerate SoC validation
- Software generated BCH as a way to solve challenges of providing multiple configuration IP
- Density Requirements at 28 nm
Latest Articles
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
- Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
- A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
- An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS