Analyze high-speed interconnects
Anil Pandey, Agilent Technology
EDN (July 23, 2013)
Signal integrity (SI) addresses two key aspects in high-speed digital designs: signal timing and quality. SI analysis aims to ensure signals reach their destination in good condition. In a system, signals travel through various kinds of interconnections (e.g., from chip to package, package to RF board trace and trace to high-speed connectors), with any electrical impact happening at the source end, along the transmission path or at the receiving end, which affects both signal timing and quality. Connector performance directly affects system performance and reliability. As a result, designing and modeling connectors for multi-gigabit applications is one of the greatest challenges in high-speed digital applications.
When designing high-speed applications, signal transmission quality is a critical factor. At gigabit speeds, high-speed interconnects must be characterized along with the RF board traces. Ever-increasing demand for cleaner signal transmission means that maintaining good signal quality throughout the high-speed interconnects is crucial. Modern high-speed, multi-pin connectors are required to enable data transmission in systems at a very high rate (~ 5 Gbps). Early design changes based on accurate simulations can be indispensable and worthy investments for interconnect realization. Likewise, use of an accurate electromagnetic (EM) model is highly desirable during the design and implementation stage of high-speed interconnects. To achieve good SI, the designer must not only understand the system in which the connectors will be deployed, but also perform SI analysis of the RF board along with the connectors.
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
- P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
Related White Papers
- Understanding LTTPR: Enabling High-Speed DisplayPort Interconnects in Complex System Designs
- Consumer IC Advances -> Set- top box SoC ready for high-speed demands
- High-Performance DSPs -> Serial interconnects back high-performance computing
- High-speed fabrics deliver optimal IP implementation
Latest White Papers
- FeNN-DMA: A RISC-V SoC for SNN acceleration
- Multimodal Chip Physical Design Engineer Assistant
- Attack on a PUF-based Secure Binary Neural Network
- BBOPlace-Bench: Benchmarking Black-Box Optimization for Chip Placement
- FD-SOI: A Cyber-Resilient Substrate Against Laser Fault Injection—The Future Platform for Secure Automotive Electronics