High-Performance DSPs -> Serial interconnects back high-performance computing
Serial interconnects back high-performance computing
By Steve Paavola, Director of Advanced Development, Sky Computers Inc., Chelmsford, Mass., EE Times
January 4, 2002 (7:23 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011115S0062
Related Semiconductor IP
- HBM4 PHY IP
- eFuse Controller IP
- Secure Storage Solution for OTP IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
Related Articles
- Optimizing High Performance CPUs, GPUs and DSPs? Use logic and memory IP - Part II
- Processor Architecture for High Performance Video Decode
- NetComposer-II: High performance Structured ASIC Programmable NPU platform for layer 4-7 applications
- Multi-Gigabit SerDes: The Cornerstone of High Speed Serial Interconnects
Latest Articles
- Making Strong Error-Correcting Codes Work Effectively for HBM in AI Inference
- Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor