Adjusting and calibrating out offset and gain error in a precision DAC
David Fry, Strategic Applications Manager, Maxim Integrated Products
EETimes (3/23/2012 4:05 PM EDT)
All digital/analog converter (DAC) systems experience gain and offset error. These are analog errors caused by many factors in the DAC and in the external signal path. Gain and offset error should, therefore, be specified in the data sheet for a precision DAC.
This application note describes these DAC errors and their sources, and then describes methods for calibrating out that error in both the analog and digital domains.
To read the full article, click here
Related Semiconductor IP
- DAC
- 24-bit audio inductor-less class-D DAC with efficiency and ultra-low latency capability in GF 22FDX+
- 24-bit audio inductor-less class-D DAC with efficiency and ultra-low latency capability
- 12-bit, 2 GSPS High Performance RF DAC in 12nm CMOS
- 12-bit, 8-GSPS DAC Ultra Low Power on 7nm
Related White Papers
- eFPGAs Bring a 10X Advantage in Power and Cost
- Integrating VESA DSC and MIPI DSI in a System-on-Chip (SoC): Addressing Design Challenges and Leveraging Arasan IP Portfolio
- From a Lossless (~1.5:1) Compression Algorithm for Llama2 7B Weights to Variable Precision, Variable Range, Compressed Numeric Data Types for CNNs and LLMs
- How a Standardized Approach Can Accelerate Development of Safety and Security in Automotive Imaging Systems
Latest White Papers
- FeNN-DMA: A RISC-V SoC for SNN acceleration
- Multimodal Chip Physical Design Engineer Assistant
- Attack on a PUF-based Secure Binary Neural Network
- BBOPlace-Bench: Benchmarking Black-Box Optimization for Chip Placement
- FD-SOI: A Cyber-Resilient Substrate Against Laser Fault Injection—The Future Platform for Secure Automotive Electronics