An alternative to ADC, power and RF IC hardware: the S3 Group
Steve Taranovich, EDN
May 04, 2014
The S3 Group provides IP to global system vendors, OEM and semiconductor customers. Their expertise is in analog IP and silicon solutions with RF, power and ADCs architectures.
I was initially attracted to the levels of performance of a recently developed 12 bit SAR ADC (Part # S3ADS160M12BSM40LL) by the S3 Group. This small, very efficient, high-speed SAR ADC performs at 160 Msps at less than 31 fJ energy efficiency. I have been in the semiconductor industry for 26 years and this Energy Efficiency spec is new to me. I had never seen it on a datasheet.
Energy Efficiency
ADCs have come a long way. In times past, high speed ADCs were of the pipeline variety; as a matter of fact S3 designed their high speed ADC IP for telecom infrastructure and other communications applications with that architecture for many years.
Marked energy efficiency improvements in ADCs have been developed over the past few years. Nanometer CMOS processes have made it possible to use the SAR, low latency architectures in lieu of the pipeline architecture burdened with pipeline delays.
To read the full article, click here
Related Semiconductor IP
- ADC
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- 12-bit/16-bit SAR ADC
- 106dB, 24-bit audio three-channels ADC in TSMC 40uLP
Related Articles
- Unlocking the Power of Digital Twins in ASICs with Adaptable eFPGA Hardware
- Modules provide alternative to RF SoCs
- Digital alternative posed to conventional RF
- Analog & Mixed Signal IC Debug: A high precision ADC application
Latest Articles
- Analog Foundation Models
- Modeling and Optimizing Performance Bottlenecks for Neuromorphic Accelerators
- RISC-V Based TinyML Accelerator for Depthwise Separable Convolutions in Edge AI
- Exclude Smart in Functional Coverage
- A 0.32 mm² 100 Mb/s 223 mW ASIC in 22FDX for Joint Jammer Mitigation, Channel Estimation, and SIMO Data Detection