Achieving Unprecedented Power Savings with Analog ML
By Tom Doyle, Aspinitiy
EETimes (January 12, 2023)
The rise of machine learning (ML) has enabled an entirely new class of use cases and applications. Specifically, edge computing and on-edge ML have augmented traditional devices with the ability to monitor, analyze and automate daily tasks.
Despite these advances, a major challenge remains: How do you balance the high-power demands of these ML applications with the low-power requirements of standalone, battery-powered devices? For these applications, traditional digital electronics are no longer the best option. Analog computing has emerged as the obvious choice to achieve ultra-low-power ML on the edge.
With the advent of on-edge ML, the industry has seen a proliferation of smart devices that respond to stimuli in the environment. Many households today, for example, host a virtual assistant like Amazon Alexa or Google Home that listens for a keyword before performing a task. Other examples include security cameras that monitor for movement in a frame and, on the industrial side, sensors that detect anomalies in the performance of an industrial machine.
To read the full article, click here
Related Semiconductor IP
- RVA23, Multi-cluster, Hypervisor and Android
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- H.264 Decoder
Related White Papers
- Achieving Low power with Active Clock Gating for IoT in IPs
- Achieving Your Low Power Goals with Synopsys Ultra Low Leakage IO
- How to specify and integrate successfully a measurement analog front-end including its power computation engine in an energy metering IC
- Achieving 200-400GE network buffer speeds with a serial-memory coprocessor architecture
Latest White Papers
- QiMeng: Fully Automated Hardware and Software Design for Processor Chip
- RISC-V source class riscv_asm_program_gen, the brain behind assembly instruction generator
- Concealable physical unclonable functions using vertical NAND flash memory
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design