A Case Study - RF ASIC Validation of a satellite transceiver
Maeve Colbert , IC Design Engineer , Semiconductor Solutions, S3 Group
 EDN (May 27, 2015)
1. Abstract
ASIC validation in the RF world comes with its own set of hurdles and challenges, with high quality lab equipment, experience and know-how essential. A recently completed RF sub-system validation at S3 Group is presented in the form of a case study of the execution. The validation PCB design focused on impedance matching and shielding RF signals from noise sources. We built up an efficient, automated test harness based on LabVIEW, MATLAB and python. This unified test framework facilitated instrument set-up, test-case running, data collection, traceability, plotting of measurements, waveform generation and analysis.
2. Planning for Validation
This is a case study of the validation of a complex RF subsystem, carried out by S3 Group. It suggests some best practices and approaches to adopt.
A specialized S3 Group ASIC RF development team designed a complex satellite transceiver, for use in handsets (phones) and modems. Die samples were fabricated in three lots (Best, Typical and Worst Case) by TSMC in a 0.18µm RF CMOS process, which were packaged and tested. Approximately 100 of these samples were used to validate the IC design’s functionality and performance.
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
 - MIPI SoundWire I3S Peripheral IP
 - P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
 - LPDDR6/5X/5 Controller IP
 - Post-Quantum ML-KEM IP Core
 
Related White Papers
- Fault Injection in On-Chip Interconnects: A Comparative Study of Wishbone, AXI-Lite, and AXI
 - From Principles to Practice: A Systematic Study of LLM Serving on Multi-core NPUs
 - Formal Property Checking for IP - A Case Study
 - VLSI Physical Design Methodology for ASIC Development with a Flavor of IP Hardening
 
Latest White Papers
- Multimodal Chip Physical Design Engineer Assistant
 - Attack on a PUF-based Secure Binary Neural Network
 - BBOPlace-Bench: Benchmarking Black-Box Optimization for Chip Placement
 - FD-SOI: A Cyber-Resilient Substrate Against Laser Fault Injection—The Future Platform for Secure Automotive Electronics
 - In-DRAM True Random Number Generation Using Simultaneous Multiple-Row Activation: An Experimental Study of Real DRAM Chips