A Case Study - RF ASIC Validation of a satellite transceiver
Maeve Colbert , IC Design Engineer , Semiconductor Solutions, S3 Group
EDN (May 27, 2015)
1. Abstract
ASIC validation in the RF world comes with its own set of hurdles and challenges, with high quality lab equipment, experience and know-how essential. A recently completed RF sub-system validation at S3 Group is presented in the form of a case study of the execution. The validation PCB design focused on impedance matching and shielding RF signals from noise sources. We built up an efficient, automated test harness based on LabVIEW, MATLAB and python. This unified test framework facilitated instrument set-up, test-case running, data collection, traceability, plotting of measurements, waveform generation and analysis.
2. Planning for Validation
This is a case study of the validation of a complex RF subsystem, carried out by S3 Group. It suggests some best practices and approaches to adopt.
A specialized S3 Group ASIC RF development team designed a complex satellite transceiver, for use in handsets (phones) and modems. Die samples were fabricated in three lots (Best, Typical and Worst Case) by TSMC in a 0.18µm RF CMOS process, which were packaged and tested. Approximately 100 of these samples were used to validate the IC design’s functionality and performance.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Bluetooth Low Energy 6.0 Digital IP
- Ultra-low power high dynamic range image sensor
- Neural Video Processor IP
- Flash Memory LDPC Decoder IP Core
Related White Papers
- Formal Property Checking for IP - A Case Study
- VLSI Physical Design Methodology for ASIC Development with a Flavor of IP Hardening
- UPF Constraint coding for SoC - A Case Study
- Lossless Compression Efficiency of JPEG-LS, PNG, QOI and JPEG2000: A Comparative Study
Latest White Papers
- Enabling Space-Grade AI/ML with RISC-V: A Fully European Stack for Autonomous Missions
- CANDoSA: A Hardware Performance Counter-Based Intrusion Detection System for DoS Attacks on Automotive CAN bus
- How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage
- Efficient Hardware-Assisted Heap Memory Safety for Embedded RISC-V Systems
- Automatically Retargeting Hardware and Code Generation for RISC-V Custom Instructions