Using switched capacitors to create programmable analog logic blocks in mixed-signal designs
Sachin Gupta, Cypress Semiconductor
EETimes (8/18/2010 2:18 AM EDT)
Any physical system design needs both analog and digital functionality. Achieving a modular, programmable design is crucial for the demanding applications of future, which has led to more and more designs integrating subsystems and using mixed-signal architectures.
Scalability as well as dynamic changes in customer requirements are two of the challenges designers face when implementing a system using fixed-function components. A modular, programmable design helps overcome the issues associated with the porting of designs to different devices at a later stage in a product’s lifecycle.
For these kinds of applications, a programmable design allows a more flexible approach compared to fixed-function implementations. Achieving such flexibility in the analog domain, however, has been a challenge for developers. The use of switched capacitor circuits greatly helps resolve this issue
Switched capacitor blocks are the basic building blocks of a programmable analog solution. They enable the integration of both analog and digital functions onto a single chip and define today’s true system-on-chip (SoC) architectures. Conventional analog signal processing circuits use continuous time circuits consisting of resistors, capacitors and operational amplifiers.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related White Papers
- Embedded Systems: Programmable Logic -> Programming enters designer's core
- Embedded Systems: Programmable Logic -> Common gateway networks enable remote programs
- Embedded Systems: Programmable Logic -> FPGAs don remote reprogram habits
- Embedded Systems: Programmable Logic -> Embarrassment of riches hinders proper use of Moore's Law
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience