Power optimization can extend the battery life in your portable multimedia system
Rajendra Turakani and Krishna Kumar, Ittiam Systems
Jan 02, 2006 (5:00 AM), CommsDesign
A key measurement in a portable media player (PMP) is the time duration that it can play multimedia content from a fully charged battery (Fig. 1). With the available board area decreasing considerably and feature set increasing rapidly, designers must implement systematic power optimization strategies in both hardware and software to maximize battery life.
Saving 10 mA of current on a media player (with typical current consumption of 450 mA) while deriving power from 1800-mAh battery could increase run time by 6 min. The same figures for an audio only player (without hard disk and the full-function display replaced with a 225-mA graphic LCD) would be 22 min.
The first step in power optimization is power characterization, which helps the designer implement the strategies in an effective, methodical way (Fig. 2). For example, the hard disk uses a mechanical motor. Hence, it consumes lot of power. The latest hard disks come with many power optimization options, including different modes in which the disk can be operated, each having its own power requirement (see the table).
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related White Papers
- Power Optimization using Multi BIT flops and MIMCAPs in 16nm technology and below
- How Low Can You Go? Pushing the Limits of Transistors - Deep Low Voltage Enablement of Embedded Memories and Logic Libraries to Achieve Extreme Low Power
- Upskill Your Smart Soldiers and Conquer the ChipWar in Style!
- How silicon and circuit optimizations help FPGAs offer lower size, power and cost in video bridging applications
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience