Interconnect: Switzerland of IP
Charlie Janac, Arteris
1/25/2016 00:00 AM EST
The IP and EDA industries need an independent, neutral provider of interconnect IP technology to provide a level playing field for other IP companies
The on-chip interconnect is an IP that enables a modern SoC’s internal communication.
From a logic point of view, interconnect IP contains not only all of the logic that handles interfaces to all major IPs in the chip, but it also handles IP protocol conversion, data transport, quality of service, power management implementation, hardware security, debug observability and other functions.
From a physical point of view, the interconnect IP must fit into the “white space” routing channels between the various blocks of a chip, and makes up about 10 percent of the SoC area, yet it integrates with the majority of the IP blocks.
To read the full article, click here
Related Semiconductor IP
- FlexNoC 5 Interconnect IP
- High speed NoC (Network On-Chip) Interconnect IP
- Universal Chiplet Interconnect Express(UCIe) VIP
- AXI Interconnect
- AXI Interconnect Fabric
Related White Papers
- The Hard Facts about Soft Interconnect IP
- NoC Interconnect Fabric IP Improves SoC Power, Performance and Area
- Mission Critical in Auto SoC: Interconnect IP
- The Gatekeeper of a Successful Design is the Interconnect
Latest White Papers
- Transition Fixes in 3nm Multi-Voltage SoC Design
- CXL Topology-Aware and Expander-Driven Prefetching: Unlocking SSD Performance
- Breaking the Memory Bandwidth Boundary. GDDR7 IP Design Challenges & Solutions
- Automating NoC Design to Tackle Rising SoC Complexity
- Memory Prefetching Evaluation of Scientific Applications on a Modern HPC Arm-Based Processor