Hardware-Assisted Verification: Ideal Foundation for RISC-V Adoption
By Jean-Marie Brunet, Siemens EDA
EETimes Europe (November 23, 2023)
HAV is becoming an enabler for the emerging ecosystem based on its ability to run many cycles of software-driven validation.
The semiconductor industry has seen RISC-V go from hype to reality, leading us to where we are today. At a time when RISC-V is being used in many vertical markets, we are seeing production-level implementation and astonishing growth in market adoption. With the instruction set architecture (ISA) and software in an open-source ecosystem, designers have the ability to design a specific, custom instruction set for a single end application, rather than a generic instruction set usable in a wide variety of applications.
RISC-V is here to stay. Now the challenges begin.
The ecosystem for RISC-V or any custom core differs from a well-established ecosystem such as Arm’s. The Arm ecosystem has been used for years by designers who trust the device, the ISA, the software and the verification tools. In contrast, the RISC-V ecosystem usage and experience are immature and don’t yet provide the same level of legacy experience and domain knowledge sharing. Designers using new architectures like RISC-V need to verify corner cases, do excessive software validation and run a higher number of more complex workloads—much more than for established CPU or GPU devices.
To read the full article, click here
Related Semiconductor IP
- All-In-One RISC-V NPU
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
- RISC-V CPU IP
- Data Movement Engine - Best in class multi-core high-performance AI-enabled RISC-V Automotive CPU for ADAS, AVs and SDVs
- Low Power RISCV CPU IP
Related White Papers
- A closer look at security verification for RISC-V processors
- A formal-based approach for efficient RISC-V processor verification
- Can Hardware-Assisted Verification Save SoC Realization Time?
- Why advanced DSPs running RTOSs are an ideal match for the IoT
Latest White Papers
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design
- CXL Topology-Aware and Expander-Driven Prefetching: Unlocking SSD Performance
- Breaking the Memory Bandwidth Boundary. GDDR7 IP Design Challenges & Solutions
- Automating NoC Design to Tackle Rising SoC Complexity