Consider ASICs for implementing functional safety in battery-powered home appliances
By Enrique Martinez, Ensilica
EDN (February 10, 2021)
Recent advances in battery technologies, coupled with environmental and energy efficiency initiatives, have accelerated a move toward many household appliances going cordless. While the removal of the mains supply gives users better protection against electric shock, risk is not mitigated completely, and therefore, functional safety still needs to be a core tenet of a system’s design.
This article looks at how functional safety can be applied in home appliances, and examines the economic tipping point of taking an ASIC vs. discrete component route to do so.
Recent developments and enhancements of safety standards and legislation aimed at home appliances include IEC 60335 for attended-use devices, IEC 60730 for un-attended use, and UL 1642 for Li-ion batteries. These standards not only highlight the growing importance for these devices to adhere to the fundamental principles of protecting people and property against dangers and damage, but also bring them in line with industrial, automotive, medical, and aerospace systems, where functional safety has always been a hot topic.
To read the full article, click here
Related Semiconductor IP
- Wi-Fi 7(be) RF Transceiver IP in TSMC 22nm
- PUF FPGA-Xilinx Premium with key wrap
- ASIL-B Ready PUF Hardware Premium with key wrap and certification support
- ASIL-B Ready PUF Hardware Base
- PUF Software Premium with key wrap and certification support
Related White Papers
- How NoCs ace power management and functional safety in SoCs
- Functional Safety in Road Vehicles
- Functional Safety for Control and Status Registers
- CAST Provides a Functional Safety RISC-V Processor IP for Microchip FPGAs
Latest White Papers
- Boosting RISC-V SoC performance for AI and ML applications
- e-GPU: An Open-Source and Configurable RISC-V Graphic Processing Unit for TinyAI Applications
- How to design secure SoCs, Part II: Key Management
- Seven Key Advantages of Implementing eFPGA with Soft IP vs. Hard IP
- Hardware vs. Software Implementation of Warp-Level Features in Vortex RISC-V GPU