ZeroPoint on the benefits of AI-MX at FMS 2025
Last month, at the Future of Memory and Storage Conference, Nilesh Shah talked about ZeroPoint’s hardware-accelerated memory optimization solution for foundational model workloads: AI-MX.
Related Semiconductor IP
- High-Performance Memory Expansion IP for AI Accelerators
- Network-on-Chip (NoC)
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- UCIe PHY (Die-to-Die) IP
- UCIe-S 64GT/s PHY IP
Related Videos
- Ask the Experts: AI at the Edge
- Scaling Performance In AI Systems
- Podcast: BrainChip’s IP for Targeting AI Applications at the Edge
- Analog AI Chips for Energy-Efficient Machine Learning: The Future of AI Hardware?
Latest Videos
- How UCIe 3.0 Redefining Chiplet Architecture: From Protocol to Platform
- Teradyne Testimonial: Silicon Creations' 16nm SerDes Enables Fastest TTM and Most Cost-Effective Teradyne ASIC Development To-Date
- Webinar: Unpacking System Performance – Supercharge Your Systems with Lossless Compression IPs
- Arm: From Cloud-to-Car Architecture
- High Performance RISC-V is here!