MIPS P8700 RISC-V Cores Target Automotive Applications
The rise of RISC-V has been rapid but adoption within safety and security critical spaces requires implementations that can meet requirements like ISO 26262 and ASIL-B/D. In this video, Sameer Wasson, CEO at MIPS, talks about their “very MIPSy core,” the P8700 RISC-V core.
Related Semiconductor IP
- Data Movement Engine - Best in class multi-core high-performance AI-enabled RISC-V Automotive CPU for ADAS, AVs and SDVs
- MIPI I3C Master RISC-V based subsystem
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
- RISC-V CPU IP
- RISC-V Vector Extension
Related Videos
- Cortus ULYSS1 automotive MCU RISC-V video demonstration
- Secure RISC-V Processor for Root of Trust
- LLM Inference on RISC-V Embedded CPUs
- RISC-V at NVIDIA: One Architecture, Dozens of Applications, Billions of Processors