MIPS P8700 RISC-V Cores Target Automotive Applications
The rise of RISC-V has been rapid but adoption within safety and security critical spaces requires implementations that can meet requirements like ISO 26262 and ASIL-B/D. In this video, Sameer Wasson, CEO at MIPS, talks about their “very MIPSy core,” the P8700 RISC-V core.
Related Semiconductor IP
- Data Movement Engine - Best in class multi-core high-performance AI-enabled RISC-V Automotive CPU for ADAS, AVs and SDVs
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Compact Embedded RISC-V Processor
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
Related Videos
- Cortus ULYSS1 automotive MCU RISC-V video demonstration
- Secure RISC-V Processor for Root of Trust
- LLM Inference on RISC-V Embedded CPUs
- RISC-V at NVIDIA: One Architecture, Dozens of Applications, Billions of Processors
Latest Videos
- How UCIe 3.0 Redefining Chiplet Architecture: From Protocol to Platform
- Teradyne Testimonial: Silicon Creations' 16nm SerDes Enables Fastest TTM and Most Cost-Effective Teradyne ASIC Development To-Date
- Webinar: Unpacking System Performance – Supercharge Your Systems with Lossless Compression IPs
- Arm: From Cloud-to-Car Architecture
- High Performance RISC-V is here!