Xiphera Announces a New Batch of CAVP Validated IP Cores
November 15, 2023 -- Xiphera announces CAVP validation for the majority of the remaining cryptographic IP cores in its portfolio, containing even the most recent IP core additions to the product offering.
The CAVP, or Cryptographic Algorithm Validation Program, is hosted by the U.S. NIST (National Institute of Standards and Technology). Its purpose is to promote the security and correctness of cryptographic algorithms and their implementations by comparing an implementation of a cryptographic algorithm to implementations that are known to be correct and tested by NIST. To learn more about CAVP and the first validation batch, read our announcement from August, 2023.
Nine IP cores validated
The second CAVP validation batch includes the following cryptographic IP cores from the Hash Function, Symmetric Encryption, and Random Number Generation product families, including the recently launched PRNG and extreme-speed AES-GCM IP cores:
- Extreme-speed AES-GCM (XIP1113E);
- Balanced AES-XTS (XIP1183B);
- High-speed AES-XTS (XIP1183H);
- Compact versatile SHA-3 (XIP3030C);
- Balanced SHA-256 (XIP3322B);
- Balanced SHA-512 (XIP3324B);
- Compact SHA-256/SHA-512 (XIP3327C);
- Balanced Pseudorandom Number Generator (PRNG) (XIP8103B); and
- High-speed Pseudorandom Number Generator (PRNG) (XIP8103H).
View all Xiphera’s CAVP validations batches.
“The IP cores in this second CAVP batch are extremely important and used in various applications and protocols, and are thus critical to be validated by a well-established and trustworthy third party”, says Perttu Saarela, Xiphera’s Cryptographic Engineer. “Some of the listed IP cores are essential building blocks in the widely used MACsec, TLS 1.3, and IPsec protocols (view Xiphera’s Security Protocols family), while other IP cores are applied for e.g., robust random number generation or trustworthy validation of cryptographic integrity.”
Related Semiconductor IP
- HBM4 PHY IP
- eFuse Controller IP
- Secure Storage Solution for OTP IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
Related News
- Certifiably Secure - Xiphera Announces a First Batch of CAVP Validated IP Cores
- Xiphera provides versatility and compact footprint with two new SHA-3 IP cores
- Xiphera Launches xQlave™ Product Family of Quantum-Secure Cryptographic IP Cores
- Xiphera Enhances the Performance of Its Portfolio with New Cryptographic IP Cores
Latest News
- LTSCT and Andes Technology Sign Strategic IP Licensing Master Agreement to accelerate RISC-V Based Advanced Semiconductor Solutions
- Global Semiconductor Sales Increase 29.8% Year-to-Year in November
- BAE Systems Licenses Time Sensitive Networking (TSN) Ethernet IP Cores from CAST
- HBM4 Mass Production Delayed to End of 1Q26 By Spec Upgrades and Nvidia Strategy Adjustments
- ASICLAND Secures USD 17.6 Million Storage Controller Mass Production Contract