Xilinx Announces Cost Optimized SPI-4.2 "Lite" IP Core
Popular SPI-4.2 interconnect standard running at 2.5Gbps can now be implemented on cost effective -4 Virtex-II speed grades
SAN JOSE, Calif., December 19, 2002 ¾ Xilinx, Inc., (NASDAQ:XLNX) today announced a new SPI-4.2 Lite LogiCORE™ product to offer customers with a low cost vehicle for designing the Optical Internetworking Forum’s (OIF) System Packet Interface Level 4 (SPI-4) Phase 2 standard running at 2.5 Gigabits per second (Gbps). Xilinx also announced support for its OIF compliant 10 Gbps SPI-4.2 core with single chip dynamic alignment on for use with its lowest speed grade Virtex-II Pro™ FPGAs. The SPI-4.2 core is quickly being adopted as the standard interconnect between 2.5Gbps and 10Gbps PHY devices and traffic management devices such as network processors. It is used in routers, switches, and other equipment typical of multi-service voice and data networks.
The new SPI-4.2 Lite core allows customers to implement a 2.5Gbps SPI-4.2 interface in the cost effective – 4 speed grade Virtex-II device. With the SPI-4.2 Lite core using only 10% of the Virtex-II XC2V3000 device, designers can choose a smaller, less expensive device to host a SPI-4.2 interface. The new SPI 4.2 Lite core is functionally compliant with the SPI-4.2 standard, allowing customers to easily migrate their systems to support data rates of 10Gbps. For interconnect designs running at a full 10Gbps, the SPI-4.2 core is now supported on Virtex-II Pro devices in both the –5 and –6 speed grades, running at 700Mbps and 800Mbps respectively.
"The sweet spot for new telecommunications equipment over the next 12 to 18 months will be for products running at 2.5 gigabits per second," said Per Holmberg, director of programmable systems marketing at Xilinx. "However, telecom equipment suppliers want to be well positioned for the transition to 10Gbps data rates. Our compact SPI-4.2 Lite core, combined with the lowest speed grade Virtex-II FPGAs, provides a SPI-4.2 solution at the lowest possible price and a great foundation for scaling systems to higher data rates when the market moves in that direction."
The company also announced today its SPI-4.2-to-XGMII (10Gigabit Media Independent Interface) bridge LogiCORE product. The bridge core allows designers to cut system development costs by using an off-the-shelf solution. The bridge core is ideally suited for the rapid development of Metro Networks utilizing OC-192 POS/ATM and 10-Gigabit Ethernet technologies. .
Price and Availability
The fully configurable, multi-channel SPI-4.2 Lite core is available now, and is included as part of the full-rate SPI-4.2 solution at no additional charge. Pricing for the SPI-4.2 core is $18,000. The SPI-4.2-to-XGMII bridge core, which includes the full-rate SPI-4.2 core and a 10 Gigabit Ethernet MAC core, can be licensed for a one-time fee of $42,000. All Xilinx LogiCORE products are licensed under the terms of the SignOnce IP License. Licensing information and instructions for downloading the core as well as information on all Xilinx system interface LogiCORE products can be found at http://www.xilinx.com/connectivity.
About Xilinx
Xilinx, Inc. (NASDAQ: XLNX) is the worldwide leader of programmable logic solutions. Additional information about Xilinx is available at www.xilinx.com.
####
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related News
- LEDA Systems ® and Modelware ® Announce Partnership for Silicon Proven SPI 4 Phase 2 Semiconductor IP providing 10 Gb/s Transport Solutions for Communications Systems-on-a-Chip.
- Silicon Logic Engineering SPI 4 Phase 2 is Silicon Proven
- Silicon-Proven 14-Bit 4.32 GSps Wide Band ADC IP core Time-Interleaved Pipeline Solution Now Available for Whitebox Licensing with No Royalty
- New LZ4 & Snappy IP Core from CAST Enables Fast Lossless Data Decompression
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers