Xilinx Accelerates Virtex-4 Designs with Full-Featured Evaulation Platform at $495
SAN JOSE, Calif., October 26, 2004 – Xilinx Inc. (NASDAQ: XLNX) today announced the immediate availability of its ML401 Evaluation Platform, a full-featured, low-cost hardware development system that provides instant access to the high-performance capabilities of the Xilinx Virtex-4 multi-platform FPGA family– the world’s first domain-optimized FPGAs. The evaluation platform features a 25,000 logic cell Virtex-4 LX25, 100 MHz oscillator, DDR SDRAM, ZBT SRAM, LCD display, System ACE configuration technology, and a wide range of connectors and interfaces. Priced at just $495, the ML401 provides an ideal platform for designers developing systems for embedded processing, video, industrial or communication applications.
“The ML401 Evaluation Platform offers an excellent introduction to the benefits of the Virtex-4 LX Platform FPGA family,” said Ed McGettigan, director of Systems Engineering at Xilinx. “We designed this low cost platform based on customer feedback to accelerate design in a broad array of applications.”
Virtex-4 ML401 Evaluation Platform Features and Capabilities
The ML401 Evaluation Platform is a development system based on the Xilinx Virtex-4 LX Platform FPGA, and includes the following features:
- Xilinx Devices on Board: XC4VLX25-FF668-10C, XC95144XL, XCCACE (System ACE), XCF32P (32Mb Platform Flash)
- Clocks: 100 MHz Oscillator, 2 Clock Sockets, 2 Clock SMA input and output pairs
- Memory: 64 MB DDR SDRAM, 1MB ZBT SRAM, 8MB Flash, 4 KB IIC EEPROM
- Display: 16x2 Character LCD, DB15 VGA output
- Configuration: SystemACE?, PlatformFlash, Flash, PC-4 JTAG cable
- Networking: 10/100/1000 Ethernet PHY with RJ-45 Connector
- Connectors and Interfaces: 2 PS/2 Connectors, 4 Audio Jacks, RS-232 Serial Port, 3 USB, 64-Bit User Expansion Connector
- General Purpose I/O: Buttons, LEDs, and DIP Switches
About Xilinx Virtex-4 Platform FPGAs
Enabled by the revolutionary ASMBL (Advanced Silicon Modular Block) architecture, Virtex-4 FPGAs deliver more options than any other FPGA family available today. With more than 100 technical innovations, the Virtex-4 family consists of 17 devices and three domain-optimized platforms: Virtex-4 LX FPGAs for logic-intensive designs, Virtex-4 SX FPGAs for high-performance signal processing, and Virtex-4 FX FPGAs for high-speed serial connectivity and embedded processing. A multi-platform approach makes it possible for customers to select the optimal mix of resources for their application to achieve the highest functionality and performance at the lowest cost.
Pricing and Availability
The ML401 Evaluation Platform is immediately available from Xilinx for USD $495. For more information on the Virtex-4 family, visit www.xilinx.com/virtex-4.
About Xilinx
Xilinx is the worldwide leader in complete programmable logic solutions. For more information, visit www.xilinx.com.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Xilinx Extends its Breakthrough Zynq UltraScale+ RFSoC Portfolio to Full sub-6GHz Spectrum Support
- NSITEXE Accelerates Delivery of Data Flow Processor IP for Automotive and Industrial Applications Using the Cadence Digital Design Full Flow
- intoPIX delivers its new full stack of TICO-RAW solutions improving RAW image workflows and camera designs
- Lattice Propel Accelerates Time-to-Market for Embedded Processor-based Designs on Latest Nexus Platform FPGAs
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP