NSITEXE Accelerates Delivery of Data Flow Processor IP for Automotive and Industrial Applications Using the Cadence Digital Design Full Flow
Integrated Cadence digital design environment featuring the Genus Synthesis Solution lets NSITEXE reduce turnaround time by 75% and optimize overall PPA
SAN JOSE, Calif., 11 Jul 2019 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that NSITEXE, Inc. deployed the Cadence® digital design full flow to accelerate the delivery of its high-efficiency, high-quality data flow processor (DFP) IP for automotive and industrial applications. Using the integrated Cadence digital full flow, starting with the Genus™ Synthesis Solution, NSITEXE successfully reduced turnaround time by 75% while also improving power by 8.5%, performance by 35% and reducing area by 3.5% when compared with its previous competitive solution. For more information on the Cadence digital full flow, please visit http://www.cadence.com/go/fedffnpr.
The Cadence flow deployed at NSITEXE included the Genus Synthesis Solution, Joules™ RTL Power Solution, Conformal® Equivalence Checker, Modus™ DFT Software Solution and Innovus™ Implementation System. The tightly integrated flow provided NSITEXE with a common Cadence database and user interface (UI), eliminating the need for data transfer between tools and communication exchanges between multiple engineers.
The Genus Synthesis Solution played a critical role in the flow, enabling NSITEXE to accelerate iterations from register-transfer level (RTL) to layout. Additionally, the shared engines between the Genus Synthesis Solution and the Innovus Implementation System helped NSITEXE avoid unnecessary iterations and identify design bottlenecks.
“To accelerate the delivery of our high-efficiency, high-quality DFP IP, we needed a solution that enabled us to achieve our aggressive turnaround time goals,” said Hideki Sugimoto, CTO of NSITEXE. “After an extensive evaluation, we decided to implement the Cadence full flow because it offered a tightly integrated design environment that created efficiencies for our team and produced optimal PPA results. We plan to use the Cadence flow to advance our next-generation IP for the rapidly evolving automotive and industrial markets.”
The Cadence digital design full flow is part of the broader digital and signoff suite, which provides customers with an integrated full flow, delivering better predictability and a faster path to design closure. It supports Cadence’s Intelligent System Design™ strategy, accelerating SoC design excellence.
NSITEXE will share more details about their experience with the Cadence digital design full flow at CDNLive Japan 2019, which will take place on July 19, 2019 in Yokohama, Japan. For more information on CDNLive Japan and to register, please visit www.cadence.com/go/cdnlivejapanpr.
About Cadence
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence® software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s Intelligent System Design™ strategy helps customers develop differentiated products—from chips to boards to intelligent systems—in mobile, consumer, cloud data center, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For. Learn more at www.cadence.com.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Siemens to bring advanced timing constraint capabilities to EDA design flow with Excellicon acquisition
- Cadence Digital Full Flow Achieves Certification for Samsung Foundry 5LPE Process Technology
- Synopsys Enables First-Pass Silicon Success of High Performance NSITEXE Data Flow Processor-based SoC Test Chip for Autonomous Driving
- Cadence Digital and Signoff Full Flow and Custom/Analog Tools Certified for TSMC N6 and N5/N5P Process Technologies
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack