VLSI Solution releases an Ultra Low power Multiprocessor DSP core
Tampere, Finland, 19 March 2002 – VLSI Solution has announced the second generation of its ultra low power VS_DSP core processor.
VS_DSP 4 has the following major improvements over the old VS_DSP core:
• Double operation frequency
• Floating-point arithmetic requires half of the clock cycles (4x speed-up)
• Rounding instruction speeds up digital filtering
• Faster external memory access
• No power consumption penalty due to additional features
• No gate count penalty due to additional features
• C-level debugger added to the software tool set
• Multi-core support added to the software tools
A three-processor VS_DSP 4 cluster that provides 600 million MAC instructions per second requires less than 1 mm 2 silicon area in 0.18 µm technology and uses less than 30 mA (<50 µA/MHz/processor).
The software development kit is immediately available. The figure below shows the evaluation board for 3G portable platform with three processors, configurable logic and high-speed analog.
Like its predecessors, VS_DSP 4 is available as a VHDL soft core for licensing or as a building block for design service and manufacturing projects of VLSI Solution.
“The new processor makes it possible to implement cost and power effectively new real-time algorithms, such as MP3 encoding. Our symmetric parallel engine makes software development of parallel processors straightforward”, says Tapani Ritoniemi, Managing Director of VLSI Solution.
Related Semiconductor IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
- RISC-V Debug & Trace IP
Related News
- DSP Concepts and Analog Devices Collaborate on Solution for Rapid Design of In-Vehicle Audio Entertainment Systems
- 10-bit 3Msps Ultra low power SAR ADC IP core for Wireless Communication and Automotive SoCs is available for immediate licensing
- LeapMind's Ultra Low-Power AI accelerator IP "Efficiera" Achieved industry-leading power efficiency of 107.8 TOPS/W
- proteanTecs Launches Power Reduction Solution for High Performance Markets
Latest News
- Nuclei Announces Strategic Global Expansion to Accelerate RISC-V Adoption in 2026
- Semidynamics Unveils 3nm AI Inference Silicon and Full-Stack Systems
- Andes Technology Launches RISC-V Now! — A Global Conference Series Focused on Commercial, Production-Scale RISC-V
- Rambus Reports Fourth Quarter and Fiscal Year 2025 Financial Results
- IntoPIX And Cobalt Digital Enable Scalable, Low-Latency IPMX Video With JPEG XS TDC At ISE 2026