Virata, Tality establish DSL chip design centers
Virata, Tality establish DSL chip design centers
By Semiconductor Business News
August 31, 2000 (5:21 p.m. EST)
URL: http://www.eetimes.com/story/OEG20000831S0029
SANTA CLARA, Calif. - Virata Corp. here today formed a partnership with Tality Corp. under which the companies will establish a network of design centers in the Digital Subscriber Line (DSL) sector. The company's Authorized Design Center Program will help Virata's DSL chip customers accelerate their product develop cycles, according to Mike Gulett, president and chief operating office of Virata. "Today's DSL technology environment is very challenging because we are dealing with issues of complexity, time-to-market and advancing technology," Gulett said. "The Authorized Design Center program addresses these challenges by offering a unique, custom equipment design service that allows our customers to deploy Virata's technology more quickly and efficiently into the design and development of next-generation DSL products," he said. "By partnering with Virata, we will provide DSL and other broadband equipment developers with the design capabili ties and infrastructure necessary to help them get their products from concept into production, quickly and cost-effectively," said Bob Wiederhold, president and chief executive of Tality, formerly the Electronic Design Services group of Cadence Design Systems Inc. of San Jose, Calif. The deal marks the second announcement made by Tality in recent times. Earlier this week, DSP Group Inc., a supplier of digital signal processors, approved Tality as a system-on-chip (SoC) design center for its customers (see Aug. 30 story ).
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related News
- Cadence's Tality subsidiary cuts 200 jobs, closes design centers
- Qualitas Semiconductor expands presence in chinese market through strategic partnership with chinese chip design company
- Dolphin Design teams up with Raspberry Pi for advanced chip power management
- Sigasi Redefines Chip Design Creation, Integration, Validation Leveraging Shift-Left Principles
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale