Verisity says "e" language is truly open
Verisity says "e" language is truly open
By Richard Goering, EE Times
June 11, 2003 (5:26 p.m. EST)
URL: http://www.eetimes.com/story/OEG20030611S0040
SANTA CRUZ, Calif. Responding to concerns that its "e" verification language is not truly open, a Verisity representative said this week (June 9) that third parties can now begin developing and integrating tools using the "e" language. The response follows questions raised by Michael Horne, chief executive of Qualis, which developed verification intellectual property based on "e." Writing in the latest Verification Guild newsletter, Horne said there are "real questions in the verification community about whether 'e' is truly open." He applauded Verisity's efforts to push "e" through the IEEE standardization process, but noted previous Verisity comments that "e" is not a public language and that third-party companies would not have the right to deliver "e" verification IP to the general market.
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related News
- Averant, Inc. Licenses Verisity's e Verification Language
- Key Endorsements from Industry Leaders Drive Verisity's e Verification Language to Standardization
- STARC Selects Verisity's e Verification Language for IP Reuse <!-- verification --> --> "Arial,Helvetica" size=-1 > Headline News
- Europe Technologies Selects Verisity's e Verification Language For IP Verification; Europe Technologies Selects Market-Proven Verification Language
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale