TSMC to open design center in Shanghai, says report
| EE Times TSMC to open design center in Shanghai, says report | |
| Peter Clarke (03/23/2005 10:23 AM EST) URL: http://www.eetimes.com/showArticle.jhtml?articleID=159904703 | |
| LONDON Taiwan Semiconductor Manufacturing Co. Ltd. the world's largest foundry chip supplier, is planning to open a design-service center at its mainland Chinese factory in Shanghai, according to a Taiwan Economic News report, citing un-named executives at the wafer fab as sources. The center, would serve the same function as one at TSMC headquarters in Hsinchu, Taiwan, offering silicon intellectual property, component library, and reference flow services to help customers settle design problems, the report said. It will also offer design services to help customers reduce costs and time-to-market, the report said. The design center is set to employ 40 engineers skilled in circuit design, circuit layout and verification, the report added.
| |
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- TSMC to Open EU Design Center in Munich in Q3
- The BSC coordinates the manufacture of the first open source chip developed in Spain
- Facebook Open Sources Time Appliance For Data Center Networks
- BSC develops four open-source hardware components based on RISC-V, contributing to open, reliable and high-performance safety-critical systems for industry
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP