Facebook Open Sources Time Appliance For Data Center Networks
By Nitin Dahad, EETimes (August 11, 2021)
Facebook engineers have built a time appliance for network synchronization and open-sourced the entire specification, which should drive the price of the function down significantly. The Open Compute project is based on a time card the company invented in a PCI Express (PCIe) form factor that can turn almost any commodity server into a time appliance. With the help of the OCP community, it established the Open Compute Time Appliance Project and open-sourced every aspect of the Open Time Server.
Time appliances are critical elements of much of modern timing infrastructure from 5G and automotive to financial services and television broadcasting. All of these rely heavily on reliable distribution of time and frequency synchronization across packet networks. The big challenge with current off-the-shelf time appliances is that while they work well and are tried and tested, they are often outdated, vulnerable to software security concerns, and feature closed-source software and proprietary hardware, making them difficult to service, repair and update; and they are also expensive.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related News
- BSC executes, for the first time, big encrypted neural networks using Intel Optane Persistent Memory and Intel Xeon Scalable Processors
- IC Compiler II with Advanced Fusion Technologies Delivers Optimal QoR and Reduces ECO Turnaround Time More Than 40% at Juniper Networks
- IC Compiler II with Advanced Fusion Technologies Delivers Optimal QoR and Reduces ECO Turnaround Time More Than 40% at Juniper Networks
- Western Digital Accelerates Leadership in Next-Generation Data Center Architectures With Acquisition of Kazan Networks
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers