TSMC Commits to Nanosheet Technology at 2 nm Node
By Alan Patterson, EETimes (June 6, 2022)
The company will follow rivals Samsung and Intel, which plan to roll out their own nanosheet devices as early as this year.
TSMC briefed a handful of news media on its roadmap for the next few years as a preview for its annual technology symposium, which will be held at several global locations in the coming months. The world’s leading chip foundry is evaluating other process technologies such as complementary FET (CFET) to follow nanosheet, according to Kevin Zhang, TSMC vice president of Business Development.
To read the full article, click here
Related Semiconductor IP
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
Related News
- TSMC Certifies Synopsys IC Compiler II for the Most Advanced 7-nm Process Node Enabling Early Tapeouts
- M31 Technology and Corigine have launched the world's first USB-IF certified 28 nm Superspeed+ USB 3.1 Gen 2 IP Solution
- Dolphin Integration breakthrough innovation for TSMC 180 nm BCD Gen 2 process: Up to 30% savings in silicon area with the new SpRAM RHEA
- Intel's 10nm Node: Past, Present, and Future - Part 2
Latest News
- Nuclei Announces Strategic Global Expansion to Accelerate RISC-V Adoption in 2026
- Semidynamics Unveils 3nm AI Inference Silicon and Full-Stack Systems
- Andes Technology Launches RISC-V Now! — A Global Conference Series Focused on Commercial, Production-Scale RISC-V
- Rambus Reports Fourth Quarter and Fiscal Year 2025 Financial Results
- IntoPIX And Cobalt Digital Enable Scalable, Low-Latency IPMX Video With JPEG XS TDC At ISE 2026