TSMC Creates Design Options for New 3nm Node
By Alan Patterson, EETimes (June 22, 2022)
Taiwan Semiconductor Manufacturing Co. (TSMC) has created versions of its upcoming 3nm FinFET node that’s ramping up later this year, allowing chip designers to enhance performance, power efficiency, and transistor density — or select a balance of those options.
TSMC’s 3nm technology, starting production later in 2022, will feature the company’s FinFlex architecture offering choices of standard cells with a 3–2 fin configuration for performance, a 2–1 fin configuration for power efficiency and transistor density, or a 2–2 fin configuration for efficient performance.
To read the full article, click here
Related Semiconductor IP
- TSMC CLN3FFP HBM4 PHY
- Wi-Fi 7(be) RF Transceiver IP in TSMC 22nm
- 1.8V/3.3V I/O Library with 5V ODIO & Analog in TSMC 16nm
- HBM3 PHY V2 (Hard) - TSMC N3P
- USB4 Gen3 x2-lane PHY, TSMC N5, 1.2V, N/S orientation, type-C
Related News
- A closer look at TSMC's 3-nm node and FinFlex technology
- TSMC Expansion in Arizona to Target 3-nm Node
- Sofics releases its ESD technology on TSMC 3nm process
- Alphawave Semi Launches Industry's First 3nm UCIe IP with TSMC CoWoS Packaging
Latest News
- Numem Addresses AI’s Dirty Secret: Memory Is the Real Bottleneck
- proteanTecs Gains Momentum as the Trusted Choice for Lifecycle Monitoring of AI Hardware
- TSMC May 2025 Revenue Report
- Momentum Builds on RISC-V European Adoption
- FortifyIQ Expands its Cybersecurity Market Reach with a New Business Organization