Report: TSMC's 3nm Fab Could Cost $20 Billion
EE Times
10/9/2017 03:01 PM EDT
SAN FRANCISCO — A 3mn fab being planned by chip foundry giant TSMC is likely to cost more than $20 billion to build and equip, TMSC Chairman Morris Chang told the Bloomberg news service.
TSMC announced last week it would locate what is the world's first announced 3nm fab in the Tianan Science Park in southern Taiwan, laying to rest speculation that TSMC might build the fab in the U.S. or elsewhere outside of Taiwan. TSMC did not give a timeframe for the fab's completetion, but has said in the past it would build a 5- or 3nm fab as early as 2022.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- GUC Announces Successful Launch of Industry's First 32G UCIe Silicon on TSMC 3nm and CoWoS Technology
- TSMC Plans New Fab for 3nm
- TSMC to Build 3nm Fab in Tainan Science Park
- Synopsys Accelerates Advanced Chip Design with First-Pass Silicon Success of IP Portfolio on TSMC 3nm Process
Latest News
- Global Semiconductor Sales Increase 17.1% Year-to-Year in February
- Altera Starts Production Shipments of Industry’s Highest Memory Bandwidth FPGA
- Blumind reimagines AI processing with breakthrough analog chip
- 32-bit RISC-V processor based on two-dimensional semiconductors
- pSemi Files Patent Infringement Lawsuit Against Cirrus Logic and Lion Semiconductor