After TSMC fab in Japan, advanced packaging facility is next
By Majeed Ahmad, EDN (March 18, 2024)
Japan’s efforts to reboot its chip industry are likely to get another boost: an advanced packaging facility set up by TSMC. That seems a logical expansion to TSMC’s $7 billion front-end chip manufacturing fab built in Kumamoto on Japan’s southern island Kyushu.
In other words, a back-end packaging facility will follow the front-end fab to complement the chip manufacturing ecosystem in Japan amid considerations to diversify semiconductor supply chains beyond Taiwan due to geopolitical tensions. Trade media has been abuzz about TSMC setting up an advanced packaging plant and a new Reuters report supports this premise.
To read the full article, click here
Related Semiconductor IP
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
- Flipchip 1.8V/3.3V I/O Library with ESD-hardened GPIOs in TSMC 12nm FFC/FFC+
- TSMC CLN3FFP HBM4 PHY
Related News
- TSMC in "Due Diligence" on Possible Japan Fab
- TSMC to Build Specialty Technology Fab in Japan with Sony Semiconductor Solutions as Minority Shareholder
- Intel Foundry Services Head Sees Advanced Packaging as "On Ramp" to Growth
- TSMC Arizona and U.S. Department of Commerce Announce up to US$6.6 Billion in Proposed CHIPS Act Direct Funding, the Company Plans Third Leading-Edge Fab in Phoenix
Latest News
- BrainChip Expands Global Reach, Announces Akida Boards and AI Development Kits Available at DigiKey
- Qualitas Semiconductor Successfully Demonstrates Live UCIe PHY IP at AI Infra Summit 2025
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
- Intel and NVIDIA to Jointly Develop AI Infrastructure and Personal Computing Products
- Comcores MACsec IP is compliant with the OPEN Alliance Standard