TriCN introduces low power LVDSinterface
Networking interface bandwidth performance exceeds NPSI requirements
SAN FRANCISCO, CA –October 21, 2002 –TriCN, a leading developer of intellectual property (IP) for high-speed semiconductor interface technology, today announced the immediate availability of its new Low Power LVDS (Low Voltage Differential Signal) interface. TriCN’s Low Power LVDS operates at nearly half the power demands of a standard LVDS I/O, with bandwidth performance capabilities in excess of the NPSI (Network Processor Streaming Interface) requirement.
“Chip designer’s are always looking for any advantage they can gain in reducing power requirements, while increasing performance,” Ron Nikel, Chief Technology Officer of TriCN. “ The power savings and bandwidth performance capacity of TriCN’s Low Power LVDS will be particularly attractive to developers of network processor chips, or any systems designer looking to reduce overall power demands.”
Bandwidth Performance
TriCN’s new Low Power LVDS I/Os are not only NPSI compliant, but also provide a maximum operating bandwidth of 1.5 Gb/s, exceeding the data transmission requirements of the NPSI standard. The I/Os are self-terminating with built-in PVT (Process Voltage Temperature) compensation, and there are no external components required.
Availability
TriCN’s Low Power I/O solution is available immediately for flip chip and bond wire applications in several variations of the TSMC 0.13um process, including 1.0V core supply (low voltage) process.
About TriCN
Founded in 1997, San Francisco, California-based TriCN is a leading developer of high- performance semiconductor interface intellectual property (IP). The company provides a complete portfolio of IP for maximizing data throughput on and off the chip. This IP is designed for IC developers addressing bandwidth-intensive applications, in the communications, networking, data storage, and memory space. TriCN’s IP answers these challenges by delivering validated, industry-leading I/O performance and bandwidth density while dramatically streamlining design complexity and time-to-market. TriCN’s customers range from startup to established fabless semiconductor and systems companies, including Philips, MIPS Technologies, SGI, IBM, Cognigine, Internet Machines, and Apple Computer.
For more information, please visit TriCN’s web site at www.tricn.com.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related News
- Internet Machines Selects TriCN I/O Interface Technology for its Network Processing, Traffic Management, and Switching Semiconductors
- TriCN introduces QDR SRAM solution
- Virtual Silicon and TriCN Seal OEM Deal
- TriCN'S SPI-4.2 I/O Interface Technology Supports NPFSI, SFI and SPI Standards
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms