Triad announces availability of its new LVDS Transmitter and Receiver drivers
September 3, 2007 -- These drivers can be used in such applications as; High Speed Backplane Driver, Complementary Clock Drivers, Level Translator, System Interconnects, ATM Applications, SDH Applications, High-Resolution Imaging Applications, Laser Printers, Digital Copiers, Stackable hubs for data communications, Digital Video, and High Definition Television.
Both the transmitter (LVDS_TX) and receiver (LVDS_RX) drivers support data rates up to 1Gb/s (500MHz). The LVDS_TX accepts CMOS input levels and translates them into low voltage 350mV differential output signals. The LVDS_RX accepts 350mV differential input signals and translates them to CMOS output levels. When using both blocks together in an application it provides a new alternative to high power pseudo-ECL devices for high speed applications.
For more information about these drivers, please visit the Interface section of Triad online IP catalog.
Related Semiconductor IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1 Gb/s LVDS Bidirectional IO on 12nm
- LVDS IO Pad Set
- HDMI, LVDS, RF and Analog Pads in TSMC 45/40nm
- TSMC N4P LVDS IO 1.5V MS add-on
Related News
- Silicon Image Supplies Samsung With HDMI 1.3 Transmitter for Blue-Ray Disc Player and HDMI 1.3 Receiver and Switches for HDTVSs
- Trilinear Technologies Expands IP Core Portfolio With DisplayPort Transmitter and Receiver Link Controllers
- World's First Via Configurable RF Receiver Introduced by Triad Semi and Kaben Wireless
- Creonic to Provide Full DVB-S2X Transmitter and Receiver IP Core Solution
Latest News
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology