TowerJazz Reference Design Flow 2.0 Fully Qualifies Cadence Mixed-Signal Solution and Process Design Kit
The Streamlined Methodology and OpenAccess- and SKILL-Based Process Design Kit (PDK) Can Accelerate Time to Market
SAN JOSE, Calif., 03 Nov 2011 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that TowerJazz, a leading specialty foundry that manufactures integrated circuits worldwide, has qualified the Cadence® mixed-signal solution for the TowerJazz Reference Design Flow 2.0. The new reference design flow features mixed-signal power management techniques that incorporate the Cadence Encounter® Digital Implementation System and Virtuoso® technologies with a unified custom/analog and digital flow for TowerJazzâs TS018PM 180-nanometer and TS035PM 350-nanometer bipolar-CMOS-DMOS (BCD) power management process technologies. These innovative process technologies provide industry-leading features to integrate power management devices together with control logic.
Cadence products are qualified at the worldâs leading foundries, helping enable production of some of the most advanced and complex ICs, including mixed-signal chips that serve as the core of many of todayâs most popular consumer electronics. The collaboration between Cadence and TowerJazz takes aim at accelerating design implementation while reducing risk and lowering overall development costs. The foundryâs Reference Design Flow 2.0 delivers both advanced mixed-signal methodology based on OpenAccess and SKILL-based process design kits (PDKs) to enable silicon success and faster time to market for customers.
âWith this qualification for TowerJazz Reference Design Flow 2.0, our customers can move forward confidently, knowing that they have the tools at their disposal to effectively tackle high-performance RF, power management, and mixed-signal design challenges,â said Qi Wang, technical marketing group director, solutions marketing at Cadence. âAs a result of close collaboration for many years, Cadence and TowerJazz are able to help their mutual customers achieve the significant productivity gains possible by deploying the latest Cadence technologies in the context of the new TowerJazz reference design flow.â
The Cadence mixed-signal solution offers comprehensive verification technologies for mixed-signal designs and native interoperability across the Encounter unified digital and Virtuoso unified custom/analog flows for advanced analog and digital design, verification, and implementation. Driven by unified design intent with constraints, the Cadence mixed-signal solution intrinsically ensures design consistency at every step throughout the flow.
âMixed-signal designs are increasingly complex, and the traditional approach of creating analog and digital logic separately within a mixed-signal design is inefficient, causes interruptions and can lead to costly iterations,â said Robert Milkovits, director of customer design support and an architect for TowerJazz PDKs and electronic design automation (EDA) tool flows. âCadence provides a powerful and interoperable digital and analog co-design environment for mixed-signal designs, from design capture to verification, physical implementation, full-chip level integration, extraction and signoff. Together with our TowerJazz reference design flow, we are providing mutual customers with a more cost-effective solution for a quick and accurate design cycle and fast time to market.â
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Cadence and TSMC Advance AI and 3D-IC Chip Design with Certified Design Solutions for TSMC’s A16 and N2P Process Technologies
- Keysight and Synopsys Deliver an AI-Powered RF Design Migration Flow for Transition from TSMC’s N6RF+ to N4P Process Node
- Cadence Custom Design Migration Flow Accelerates Adoption of TSMC N3E and N2 Process Technologies
- Cadence and TSMC Collaborate on N16 79GHz mmWave Design Reference Flow to Accelerate Radar, 5G and Wireless Innovation
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost