Tensilica vs. Ceva in imaging/vision IP core battle
Junko Yoshida, EETimes
2/12/2013 5:01 AM EST
Following Ceva’s introduction a year ago of MM3101, a programmable, low-power imaging and vision platform, Tensilica Tuesday (Feb. 12) rolled out an imaging and video dataplane processor unit (DPU), called IVP.
To read the full article, click here
Related Semiconductor IP
- HiFi iQ DSP
- 5G IoT DSP
- 5G RAN DSP
- Tensilica ConnX 120 DSP
- 32-bit 8-stage superscalar processor that supports RISC-V specification, including GCNP (DSP)
Related News
- RANiX Employs Time-Sensitive Networking IP Core from CAST in Advanced Automotive Antenna System
- Digital Blocks DB9000 Display Controller IP Core Family Extends Leadership in 8K, Automotive, Medical, Aerospace, and Industrial SoC Designs
- Freescale vs. TI: Base station SoC battle
- Sensory TrulySecure Face Authentication Software Now Available on Cadence Tensilica Imaging/Vision DSPs
Latest News
- Fraunhofer IPMS collaborates with Korean TSN Lab to further develop IP solutions for automotive and industrial connectivity
- Via Licensing Alliance Announces Longcheer and Desay SV as New Licensees to its Qi Wireless Power Patent Pool
- ASICLAND Signs New Contract with Global Neuromorphic AI Leader BrainChip
- Axelera AI Secures More Than $250 Million Funding on Global Commercial Growth
- Chips&Media Accelerates WAVE-N Ecosystem: Redefining the Future of Next-Generation Customized NPUs